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Abstract The present paper develops large signal linear models
for the voltage loop. Specifically, we develop continuous
This paper shows that the large signal behavior of time averaged models at the time scales of the switching
a popular family of high power factor ac to dc power period and the input period, and also derive their sam-
conditioners can be analysed via linear models, by us- pled data counterparts These models yield efficient sim-
ing squared output voltage as the state variable. The ulations, and enable the simple design of control schemes
state equation for a general (constant power plus resis- that permit recovery from large perturbations away from
tive) load is obtained by a simple dynamic power balance. the operating point. Section 2 describes the operation of
Timne invariant or periodically varying controllers, acting the inner current loop shown in Fig. 1. Section 3 presents
at the time scales of the line or switching periods respec- continuous time averaged and sampled data models for
tively, can then be designed from the resulting averaged the dynamics of the outer voltage control loop. The con-
or sampled data models. Simulations and experiments tinuous time averaged models are verified in Section 4 by
corroborate the results. comparison with both the results of SPICE implementa-
1. Introduction tions of the models and experimental results for an actual
ac-dc converter. Section 5 discusses the use of a sampled
Recently, there has been much work on designing con- data model to design a digital controller for the outer
trol schemes for high power factor ac to dc converters. loop, including PI control, and presents simulation re-
Schlecht [1]-[3] discusses various topologies and control sults for the behavior of the full closed loop system.
schemes for such converters. Subsequent work has largely
focused on the scheme shown in Fig.l, using a boost 2. Current Loop Operation
converter whose input voltage vn(t) is the rectified ac
waveform. The inner current loop specifies the switching The current loop is responsible for obtaining the high
sequence for the transistor to regulate the input current power factor by drawing a resistive current from the ac
iia(t) around a reference in,,d(t) that is proportional to line. Any current mode control scheme may be used.
the input voltage. The outer voltage loop varies the pro- The operation of one such scheme is illustrated by the
portionality constant k from cycle to cycle, to regulate simulation in Fig. 2. At the beginning of every switch-
the output voltage v,(t) about the desired level, Vd. ing period, every Ts seconds, a decision is made to have
Several recent papers discuss different approaches to the transistor on or off, as required to force the inductor
designing the inner and outer loops. Henze and Mo- current towards the switching boundary, io,,d(t). This is
han [41 use a hysteretic current control loop, and imple- a compromise between the usual constant frequency dis-
ment the voltage control loop digitally, using a simple cipline and hysteresis band control. It provides a natural
PI (proportional-integral) controller, but some modeling control implementation, given that the control is exer-
aspects are left unclear. Williams [5] designs a controller cised periodically, and was shown in 171 to be effective in
using the small signal 'transfer function' between com- digital sliding mode control of the buck-boost converter.
manded input current and output voltage. While his The commanded input current, ic,nd(t), is set according
analysis contains insight into the operation of the circuit, to:
it is mathematically incorrect since it is based on Laplace
transform operations on equations with time varying co- id(t) = k(t)vj(t) (1)
efficients, even though the conditions for quasistatic anal-
ysis do not hold. A correct small signal averaged model where k(t) is determined by the voltage control loop. In
and associated control design are provided by Ridley [6]. usual practice, k(t) is held constant (or approximately
1
constant) for the duration of the rectified input's period, be considered constant over any interval of length TL,
TL- the resulting "TL-averaged" model is given by the linear
For the simulation in Fig. 2, we have assumed a con- first-order description
stant power load, P and chosen parameter values as fol-
lows: dy(t)/dt = (t) + (V2k(t) - 2P) (3)
L = 600pH C = 940pF P = 1100WU The block diagram in Fig. 3(a) shows the transfer func-
Ts = 10psec vin(t) = Vjsin(l20rt)I V = 200volts tion representation of (3). Notice that the term involv-
ing k2(t) in (2) has disappeared, because our assump-
The value of k(t) in Fig. 2 equals 0.055. The power tion of slowly varying k(t) causes the average value of
factor during this line cycle is calculated to be 0.977. d[k2 (t)vi2j/dt to be negligible. Even if k(t) is not slowly
The running average, i(t), of the input current over an varying and this average is not negligible, it is often true
interval Ts is defined by i(t) = i Jt-TS iin,()do. It is that the term Ld[k 2(t)v,2nJ/dt contributes little to the
reasonable to assume, when the current loop is working power balance in (2), because L is small. The model
well, that i(t) = i,,d(t) = k(t)vi,(t). This will be a (3) already suffices to design linear controllers (e.g. PI
standing assumption in what follows. controllers) for large deviations in y(t) or io,.
To exploit the linear model above, the linear controller
3. Voltage Loop Dynamics needs to operate on the squared output voltage. Other-
wise a linear controller that acts on o, itself can be de-
In this section, we obtain dynamic models for the outer signed on the basis of a small-signal linearization of (3),
control loop. We assume the load comprises a parallel as in Ridley 6] and Willis 5], but then good controlas in Ridley [6] and Williams [5], but then good control
combination of a constant power load P and a resistor is only guaranteed for small perturbations of t, from its
R_ desired nominal value, Vd. The linearized model is easily
derived from (3) and is shown in Fig. 3(b). The tildes
Continuous Time Ts-Arveraged Model (') denote perturbations from nominal. We have not
Ignoring switching frequency ripple in the output volt- represented the effects of perturbations in the line volt-
age, v.(t), and assuming that the inner curient loop age amplitude V, since these are normally compensated
maintains i(t) = k(t)vin(t), conservation of power for for by a feedforward that makes k proportional to 1/V 2.
the boost converter yields:
Sampled Data Models
12C dl 2(t)]/dt = k(tW,2n(t) - Ld[k2(t)vn~(t)/dt - P To maintain sinusoidal waveforms in each input cycle,
1 2(t) 2 we must keep k(t) constant over each cycle. Under this
- Rio(t (2) condition, it is natural to look for sampled data models
and controllers. To obtain an SDM on the time scale of
This already shows th ththe ue of vo(t) as the state the input period TL, we can integrate (2) or (3) over TL,
variable, instead of the more common vo(t), leads to an assuming that k(t) is essentially constant over intervals of
essentially linear first-order model for large signal behav- length TL. The "TL-SDM' that results from (3) under
ior. This observation has also been made by Sanders [8]. the assumption that RC >> TL is shown below, with
The model (2) corresponds, in effect, to averaging a k(t) in the nth cycle denoted by ki[n] and y(t) at the
switched model over the switching period, and we shall beginning of the nth cycle by y[n]:
refer to it as the "Ts-averaged" model. Other averaged
and sampled data models (SDM's) can be obtained from + 1 2TL TL 2
(2). If vo(t) is taken as the state variable, (2) is a non- RC C(V (4)
linear description; linearization yields a small signal pe-
riodically varying model, which is the starting point for Hence, assuming that the inner control loop successfully
Williams' discussion of control possibilities [5]. . maintains i(t) at its coinuanded value ic,,d(t), the dy-
namics of the boost converter is completely described by
the single linear, time invariant difference equation (4),Continuous Time T,-Averaged Models
with state y[n] and control k[n]. If the input frequency
To obtain an averaged model on the time scale of the ripple in v,(t) is small, then y[n] ~ vo2[n], tlie squared
input period, average (2) over TL, using the running av- output voltage at the beginning of the nth cycle. If v,[n],
erage defined by tD(t) = 9j J t-TL w(o)do. Denote vo2 by rather than vo2[n], is taken as the variable to be modeled,
y. If the input frequency ripple in vo(t) is small, then we obtain a nonlinear model. Its linearization is a small
y j fo2. Assuming that k(t) varies slowly enough to signal time invariant model that turns out to be the same
2
as what Williams [5] obtains through heuristic and not Using the models we have developed, it is quite
very satisfying arguments. straightforward to design a good PI compensator for this
The regulation of vo about Vd can be accomplished by circuit, using either v.(t) or v.(t) as the feedback signal.
regulating v2 about Vd, as we show in Section 5. For The particular test results shown in Fig. 4, however,
our purposes there, it is useful to develop an alternative correspond to using only integral compensation, with
model, using the state variable z[n] defined by t = -.076 fVdt. Integral control contributes nothing to
the damping of transients here, and is a very poor control
z[n] = v.[n] - Vd (5) choice in this case, even though it provides insensitiv-
Combining (4) and (5) yields ity to constant disturbances (such as load uncertainties).
However, the large oscillatory transients that result allow
t[n +1 ] = (1 - jT) ~ini + VTL k[n] us to make a clearer comparison with the predictions of
our models than would have been possible with the small
transients produced by good PI compensation.
2TL(P+ Vd2 (6) Our linear averaged models (2) and (3) were derived
C \ R assunming a load comprising a constant power component
P in parallel with a resistor R. The models can easily
Note that z[nj is not restricted to be small. be extended to handle a current source load, as in the
An SDM at the time scale of the switching period is test circuit, but then would no longer be linear. This is
derived in a similar manner, by integrating (2) over the because a constant current load IO contributes the term
switching period Ts. Assuming that k(t) is constant over -Iv,(t) to the right side of the power balance equation
Ts, and that RC >> Ts, we get the "Ts-SDM" shown (2), and this term involves v rather than v2(t). For
below. The time index r/denotes the switching period, below. The time index i e denotes the switching period, the transients in Fig. 4, however, v2(t) does not deviate
whereas the time index n in the TL-SDM denotes the excessively from Vd, sonot much error would be incurred
input period if we replaced -Io V(t by its linearization at v2(t) =
z[t7 + 1] = z[,] + bl[i]k[q] + b2 []lk 2l[v]
2PTs Io "VI(t) -IVd - 2V(vo(t) - )2Poo 2 Vd
C 7 .= oVd Io 2(t) (9)
where the time varying input gains are given by: 2 2Vd
1v2 The current source therefore behaves, to a first order
b, 1 i] Ts (8approximation, as the parallel combination of a constant
CV T power load IoVd/2 and a resistor 2Vd/I,.
-- {IT isin(2r(7 + 1)TS/TL) - sin(2rri7Ts/TL)] Linearity of the model is not as important for simula-
C x;r tion as for control design, so for the simulations in Figs.
ViL { sin2(wr(r + 1)Ts/TL) - sin2(rn7Ts/TL)} 5 and 6 we have used the nonlinear extensions of (2) and
C ' (3) that incorporate the current source load. However,
Note that in steady state, the TL-SDM satisfies x[n+ 1] = no significant differences are expected if the substitution
zfn]. However, the Ts-SDM has a cyclic steady state and in (9) is used instead, with a linear model. The results
does not satisfy [r + 1] = z[/]. in Figs. 5 and 6 were obtained using SPICE implemen-
tations of the (extended) models; their listings are given
4. Model Verification in the Appendix. The output voltage v,(t) is fed back, in
both cases, through the same integral compensator used
In this section we compare the continuous time aver- for the test circuit
aged models (2) and (3) with each other and with exper- The match between the responses of the Ts-averaged
imental data from a test circuit.
model in Fig. 5 and the TL-averaged model in Fig. 6
The test circuit uses a Micro Linear ML 4812 power is excellent. Unike Fig. 2, neither of these simula-
factor controller chip to implement the control functions ions represents the details of the switching frequency
shown in Fig. 1. The parameters of the test circuit are ripple, so th e very efficient to run. The Taveraged
ripple, so they are very efficient to run. The TL-averaged
L = lmH C = 410pF V = V x 120volts model does not model the input frequency ripple either.
so the corresponding simulation can take larger time
The load is a square-wave current source switching be- steps than the Ts-averaged model, for the same accu-
tween 0.2A and 0.4A at a frequency of 0.5Hz. The output racy. The damping and oscillation frequency are what
voltage is to be regulated at Vd = 386volts. we would expect from (3) for a resistive load of value
3
R = 2Vd/Io = 3.86Kfl. For this load, the decay time The constant b is chosen to place the pole 2z = 1 - b at
constant for vo(t) under integral compensation is corn- a desired location.
puted to be 0.63 sec, and the oscillation period is 75.5 Placing the pole at zp = 1/2 and initiating the output
ms, which are consistent with Figs. 5 and 6. voltage with a 50% initial perturbation away from equi-
The frequency of the oscillatory transients in Figs. 5 librium results in the sampled output voltage transient
and 6 matches that of the test circuit transient in Fig. shown in Fig. 8 for the model (13). The output voltage
4, but the damping is larger for the test circuit. This is starts at vt = 173 volts and requires approximately 8 in-
probably the result of losses in the test circuit that have put periods to attain the desired level of Vd = 346 volts.
not been modeled. The corresponding control signal r[n] is also shown.
Before connecting the voltage loop to the current loop,
5. Control Design the range of values of kin] specified by the voltage loop
must be checked for consistency with the range allowed
The de3sign of an analog control (e.g. Pr cbntrol) for by the current loop. If kin] is too large, then the inductor
the model (3) ore, i t is not hard to see thati on is routine. For ex- current will be unable to rise fast enough to follow the
ample, it is not hard to see that the PI control law commanded current io,.(t) = k(t)vi,(t). In this example
I = -. 013[0.1'o + f odt] will perform much better than conmanded current icd(t) = k(t~vjntt). In this examplepe = -.ig13[0rl o oldt] will perform much better than k[n] = K = .055 results in the current response shown in
pu integral control on the circuit in Section 4. The Fig. 2. Further simulations demonstrate that for kin] <
response to the same square-wave current source load as .5, the input current is able to follow its co anded
.5, the input current is able to follow its commanded
before is shown in the TL-averaged simulation in Fig. 7. value iod(t). Consequently, for kin] in the vicinity of K
Since analog control design is relatively familiar, we do the full closed loop system will perform as expected. in
not discuss it further here. Instead, we now illustrate the particular, for the transient in Fig. 8, the current loop
design of digital control schemes, using the TL-SDM in will perform as desired.
(6) with a constant power load and the parameter values Figure 9 shows a detailed simulation of the responseFigure 9 shows a detailed simulation of the response
in Section 2. The controllers will feed back and regulate of the full closed loop system to an initial 50% perturba-
v2 rather than vo. In steady state, z[n + 1] = z[n] = 0,vs rather thant v. In steady state, = n + 1] = r e n] 0t, tion away from the desired output voltage level, Vd = 346
so the constant control kin] = K required to maintain
equilibrium in steady statr e is seen from (6) to mbe: volts. As predicted by the sampled data voltage loop sim-
ulation in Fig. 8, the transient has decayed in about 8
K = 2P/V2 (10) input periods. In Fig. 9, each input period TL is approx-
imately equal to 830 switching periods Ts. The power
which varies as 1/V 2. However, we only know the nomi- factor corresponding to each cycle of the current response
nal load power PN and the actual power is P = PN + P. in Fig. 9 is shown in Fig. 10. The power factor in steady
Consequently, let K = 2PN/V 2. Rewriting the control state is close to the power factor of the open loop re-
as kin] = K + k[n] reduces the state equation (6) to: sponse in Fig. 2.
v 2TL, 2TL Figure 11 illustrates the response of the full closed loop
z[n + 1] = [n] + V2T [n] - (-2 ) (11) system to an unanticipated step change in output power
C C at t = 2000. At that time, F is stepped from 0 to PN, so
that the power in the load steps by 50% from 1100 watts
State Feedback to 1650 watts. The output voltage attains a new cyclic
steady state, but exhibits a dc offset of approximately 30
Specifying the control to be in state feedback form, volts, or 9.volts, or 9%.
[n=-" -z V'n (12)( ) [n (12) State Feedback with Integral Control
yields the closed loop model In order to correct for the effect of such uncertainties
(2TL) in the load power, integral control must be incorporated
n + 11 = (1 - b)zn-( C (13) into the voltage loop control scheme, as shown in Fig.
12. The state equations for the outer loop are given by:
Note that jn]j is inversely proportional to V2. The so-
lution for z[n] is given by the standard variation of con-
stants formula in discrete time: r[n + 11 = -blq[n] + (1- bp)zfn] - (16
n + 1] =-blq~n] + (1 - bp)z[n] - (2-)P(16)
z[n] = (1 - b)n'[0] The pole locations of this system are given by:
+ (1 - b)- (T- P (14) +[=0- C / p = (1 - bp/2) - (bp/2)2 - b1 (17)
4
Selecting the "best" bp and bi is complicated by the limi-
tations on the control kin] noted earlier. For the purpose
of demonstrating the performance of the outer loop with
integral control, the poles will be placed at zp = 1 -
This choice results in a small enough kin] and a rea-
sonahly fast response. The response of the preceding vi"(t)i C
second order sampled data model for the voltage loop, I
after a 50% perturbation in output voltage, is shown in
Fig- 13. It has approximately the same settling time and
a slightly greater overshoot than the first order voltage vi,(t) il,(t)
loop response in Fig. 8.
The response of the full closed loop system with in- k[in V,(t)
tegral control to a 50% initial perturbation in output Io
voltage is shown in Fig. 14 and is consistent with the Vd
sampled data outer loop response in Fig. 13. The output
voltage reaches its desired level of 346 volts in approxi- Figure 1: Boost Converter with Current and Voltage
mately 8 line periods with a peak overshoot of about 40 Control Loops
volts. The response to a 50% step change in load power
at t = 2000 is shown in Fig. 15. With integral control,
the output now recovers and requires a settling time of
only 8 line periods. 200
6. Conclusions vin(t) se. 7__o 
The models we have developed suggest that there 0 0oo 200 300 400 0oo o0 7090 o soo
might be value in feeding back and regulating the squared
output voltage of high power factor ac-dc converters.
This would permit linear controllers to handle large per- t 
turbations in the output voltage, as demonstrated in Sec- i,,(t) , -
tion 5. The required control functions would compare in. I. - .
styk and complexity with what is presently available on o 100 200 300 o s00 o0 700 s00oo
single-chip controllers. It may also be of interest in fu- TIE IN SITOCING PERIODS
ture work to study the use of periodic controllers [2],
using the models (2), (7) or (8). Figure 2: Current Loop
Apart from suggesting new control possibilities, our
development clarifies the relationships among different
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2 0 10 * (f lrom ln, NI/N2 a current traeformer primry to
* kevin (to gt input curest wveoform) o *eoaz turn ratio, d
VIJ S00 0 poly(2) 2 0 1 0 0 O. . 0. 0. 1. *1.se o crrt-tr o r buo ritor
1XU1 M00  1C0 U 2 3 4S4 El 2 0 62 0 0.0129
.3G 3t i4A1eZ 2 12s S S *1S
* 1 io non-lrvertigq input, 2 to lvertilg input. For L 4Sei rut liotin, oorlier 1210l
* 3 1o groun, 4 is output, 6 is *VCC, 6s i -VCC *.
*o* Lis ting
* Ins~~~put stage A~~.ODEt DS Dt-1a)
111 i 2 16OINEG 1.3V~~ 12~~ 15 6~03~1W.74 soO 10 3 9.0 5000UCain, *low rate limiting uad danount polo stage PIOIIS I10 8.qt, 3 L9.50. TLsII)OOOO
· opon-loop gain io 90 dB (31622), daeinant pole .no S 7151 V(1i) V(30S T(2)
is 30 h [Cl. 1 /(wel)] Y1I 3 8 2 1 1.
C1 8 3 167.81F
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